I. INTRODUCTION
Interconnects are one of the essential parts of the VLSI chips. As technology scales down, device dimensions decreases but at the same time chip dimensions increases in order to embed more and more devices on the same chip. As a result, global interconnects causes major delays in the circuits. At deep sub micron technologies these delays are even more than the gate delays and hence need to be reduced [1] . Various techniques to improves the performance of interconnects has been proposed [2] . Repeater insertions method has been suggested by many researchers [3, 4] . But there is some practical limitations to the performance improvement [5] . Moreover repeaters need to be proper sized and should be fixed at proper intervals to achieve optimum results. As an alternative approach to improve the performance of interconnects, current mode signaling has been proposed [6, 7, 8, 9,10,11,12 & 13] .
A closed-form RC model for current mode interconnects has been derived using first order moment approximation and boundary condition matching in Ref. [14] . However, as system requirements push for the use of wider low resistance line, the inductance become increasingly dominant under fast transitions in GHz frequency range. In this case a RC delay model in [14] results in an error more than 20% compared to HSPICE simulations when operating in inductance dominated regions. But this aspect is important for current mode interconnects and therefore has been attempted in the present research work. An RLC interconnect line needs to be approximated as a RC line model using inductance-resistance equivalent model. This helps in mitigating the estimated error in [14, 15, and 16] for GHz frequency range. Due to this the overall system performance gets improved in terms of speed, throughput, and energy consumption during transmission of single bit and accuracy at GHz range.
The rest of the paper is organized as follows. In section II inductance equivalent resistance concept is discussed. In section III the proposed problem is defined with analytical model and mathematical formulation is presented for resistive load termination and damping factor is considered for accuracy. Results and their discussion are presented in section IV. Finally conclusions are drawn in section V.
II. INDUCTANCE-RESISTANCE EQUIVALENT MODEL
The current mode interconnect delay expression is derived through two main steps namely, (i) Absorbing the line inductance into effective resistance.
(ii) Using transfer function Laplace operator approach and by applying boundary conditions at source and load end of line.
The line inductance is converted into an effective resistance. In case of RC interconnects, the equivalent line resistance is " ܴ ௦ + ܴ ் ". However, when inductive effect is dominant the equivalent resistance equals "ܴ ் + 0.65ܴ ௦ + 0.36ܼ " where the factors 0.65 and 0.36 reflect the shielding effect of inductance [13, 15] . For delay computation the I st order transfer function dominant pole is evaluated, because the dominant pole decides the delay of a distributed network. Thus the equivalent resistance is given as
Where ܴ ௦ is the source resistance and ܼ is the characteristic impedance (ܼ = ඥ‫ܮ‬ ் ‫ܥ‬ ் ⁄ ) and R T , C T and L T represents total line resistance, capacitance and inductance discussed in table 1 for any length of line.
III. FORMULATION OF BIT LINE DELAY FOR CURRENT MODE SIGNALING IN LONG INTERCONNECT
All the applications of electronics and electrical system those contains digital integrated IC's with memory unit. The speed enhancement of on-chip memories/systems is an important area of research, which is targeted in this work.
A. Problem Definition
In this work a bit line delay is modeled when a read operation performed on CMOS SRAM. Current mode signaling technique is exploited for fast access/transfer of information to data line of any microprocessor/microcontroller. For current mode signaling a system consist of a driver circuitry, interconnect line and followed by receiver circuitry having a decoding unit. The problem targeted in this work detailed in figure 1 .
B. Mathematical formulation
In this paper, a case of SRAM cell drives the long interconnect lines is approximated in problem definition section but it is approximated as inverter just for reducing the complexity level. as shown in figure 2. And in the present work distributed RLC model for a current mode interconnects is shown in figure 3 . Line parameters are designated R, L, and C as unit length resistance, inductance and capacitance respectively, ∆ is the length of each lumped section and R S is the source resistance. It is very much clear from literature that current mode signaling differs from voltage mode in that interconnect terminates at a finite resistance in addition to capacitive load. In this work delay model is proposed for resistive load. As shown in figure 3 , the principle of current mode signaling is that by loading the line with finite impedance, the dominant pole of the system shifts, results in a smaller time constant and thus less delay.
Long transmission line is modeled as a linear time invariant distributed network. Furthermore, to represent a constant current and voltage on the line the differential equations representation is used, where voltage (, ) and (( + ∆), ) and current (, ) and (( + ∆), ), are represented at the source and load ends at = and = (length of line) respectively. Figure  4 shows the equivalent distributed rc interconnect model. Here represent unit length equivalent resistance and represent unit length capacitance of the interconnect. 
For Constant Voltage
Substituting (2) into (3), reduces to
s-domain representation of (4) is Figure 5 gives the rc distributed model of an interconnect line. ܸ ‫)ݐ(‬ is the time varying input signal, and R S is a source resistance with R L resistive load. ‫.ݎ‬ ‫ݔ∆‬ and ܿ. ‫ݔ∆‬ represent small increments in the value of unit length resistance and capacitance down the interconnect line. The solution of partial differential equation (5) in terms of voltage and current on the line is given by
Applying the boundary conditions on (6) and (7), ‫ܣ‬ ଵଵ , ‫ܤ‬ ଵଵ with R L as resistive load termination are obtained. And the boundary conditions are:
Using the values of A 11 and B 11 at the load end (6) and (7) reduce to (8) .
This leads to
where, ܽ =
On simplifying equation (10), it gives: 
Thereby the distributed network is further approximated to a first order transfer function as shown below where ܽ ଵ is the dominant pole that determines the delay of the line.
First order transfer function is equivalent to
Finally, system response is converted into time domain and gives:
Hence the delay time is computed as:
Substituting the values of value of a, b, and c, (17) reduces to:
The delay of the proposed system will be equal to (18) 
C. Damping Factor
For current mode signalling, a lumped system model can be used for the approximate evaluation of the line inductance effect .This analysis of an RLC transmission line is compared to the analysis of a lumped RLC circuit [20] .
The interconnect is modelled as a single section RLC circuit with The poles of the circuit are
and the damping factor ߦ is
As (20) implies, if ߦ is greater than one, the poles are real and the effect of the inductance on the circuit is small. The greater the value of ߦ, the more accurate the rc model become.
On the other hand, as ߦ become less than one, the poles become complex and oscillation occur. In that case, the inductance cannot be neglected. This relationship is physically intuitive, since ߦ represents the degree of attenuation the wave suffers as it propagates a distance equal to the length of the line. As this attenuation increase, the effect of the reflections decrease and the rc model becomes more accurate. Therefore ߦ is useful figure of merit that anticipates the importance of considering in a particular interconnect line.
IV. RESULTS AND DISCUSSION
As the process technology downscales, smaller devices and wires come into picture. Also now the performance and reliability issues matter more. The downscaling of technology makes the devices faster but the wires get slow. The downscaling of wires increases their resistivity due to surface roughness, grain boundary scattering and further, due to higher current densities, electromigration problem becomes a headache. The wires' parameters have to be taken account of to analyze the performance of the chip. So the circuit parameters i.e. resistance, capacitance and inductance are necessarily to be analyzed before introducing any new material as interconnect in the VLSI chips. Carbon Nanotube Interconnect Analyzer (CNIA) [21, 22 & 23] has been used as the simulating tool for CNT bundle interconnect. CNIA simulator has four windows for varying inputs named as Geometry, Process, CNT and ambient. The interconnect dimensions that have been considered in proportion to that provided by the PTM are given in table 1 at 45nm. Figure.7 shows the variation of delay with interconnects length. It is seen that delay increases with length of interconnect. This is in accordance with the analytical model given by (18) .
Fig. 7 Variation of delay with interconnects length for current mode
A very good agreement is seen between the analytical and SPICE simulation results. From figure  7 it is seen that delay obtained is lesser in case of proposed RLC interconnect when it is compared to [15] . This improvement in delay factor is because of moment approximation method is used in [15] while the proposed model overcomes the approximation.
Further the inductive effect is more prominent at lower technology node is presented. The delay contribution due to self-inductance could be significant in this case needs to be considered. A line 10mm long has an inductance of about 19.37nH, at 180nm node when combined with a line resistance of 220Ω, and a source resistance of 2.5kΩ, the short circuit time constant is about 7ps. Therefore the delay due to the line inductance will be negligible. This is finally limited by the wave propagation delay, which is in the order of 102ps for 10mm long line when calculated for 180nm node. The rise of delay due to inductance is because inductance does not allow sudden change of current on line. The delay introduced by inductance (table 4) when analyzed at 45nm technology node the results are completely different. The inductance effect in case of CNT materials cannot be neglected because inductance is dominating i.e 129.129nH for 10mm long line. So, the line propagation delay is equal to line inductance delay. Throughput comparison of proposed models is shown in figure. 8. It is decreasing with the length of interconnect. From this throughput can be predicted for different length of interconnects. Delay (ns)
Interconnect length (um) [15] Proposed Analyical Model Simulation Model This all become possible due to change in signalling technique Throughput energy product can be taken as figure of merit for current mode technique shown in figure 8. And energy dissipated in transmission of a single bit across the interconnect is
Where E bit represent energy per bit, V dd is the supply voltage, ‫ܥ‬ ௧ is the equivalent capacitance of the interconnect. The worst case power dissipated per line is the product of the throughput and bit energy for a periodic pulse train. . It means that CM dissipates 0.015pJ energy where as VM consume 0.045pJ for a single bit transmission across the interconnect over CNT material. So, the current mode interconnect system is an energy efficient data transmission system. First important aspect of this modelling is that when bit line is terminated by short circuit at load end. Then it is found that current mode signalling is superior to voltage mode signalling with the condition of DSM on interconnects. The superiority factor of current mode is 66.66% over voltage mode interconnects shown in table 4 and graphically presented in figure 9 at the end. Second important aspect of short circuit is that it will reduce the dynamic power consumption on the line because of reduced voltage swing on interconnecting line. And reduced swing on the line can be estimated using the step response analysis [17] . Third important aspect which we concluded that due to short circuit the bit line delay is found to be independent of bit line capacitance by simulation it is investigated as shown in figure 10 . For a metal line of 2mm, 4mm, 6mm, 8mm and 10mm long, the value of R T , C T , is calculated using PTM [18] and for different values bit line load capacitance i.e. 10fF, 20fF, 40fF, 60fF, 80fF the line delay is found to be independent of bit line load capacitance. The simulation results shown in figure 10 confirm that line delay is insensitive for extremely small value of load capacitance whereas it increases for larger value of bit line load capacitance. Keeping in view the advantages shown by current mode signaling once line is short circuited at termination end. And line delay variation with the load resistance is shown in figure 11 . It increases with the value of load resistance.
So in order to implement the proposed current mode technique, current transporting circuits are needed with a low input resistance. Current gain is not needed at this stage, a unity gain transfer is sufficient. Further circuitry can take care of any required amplification or conversion to voltage mode. The circuit function can be identified as the current conveyor. This has been defined as device having virtual short circuit input port, and a unity gain transfer characteristic from input to output. Further possible current conveyor circuit is shown which can be used at termination end shown below.
The circuit in figure 12 (a) [24] is based on unity current gain positive feedback. It keeps the input terminal at V ref by matching the currents in the p-channel transistors. The output current is equal to, or a multiple of, the input current, depending on the relative n-channel transistors sizes. The circuit in figure 12 (b) [24] and (c) [25] are based on negative feedback. For the circuit in figure  12 (b) the current transfers is limited to unity, while for the circuit in figure 12 (c) current gain is possible. But these circuit options seem feasible for single interconnect lines. However, they have the drawback of complexity when applied in SRAM data path. Since two bit lines are involved, two current conveyers would be required, resulting in a relatively complex solution. A simpler approach, providing two virtually short-circuited current inputs, two current outputs, and requiring only four equal-sized transistors is indicated in figure 12(d) . So this is a better solution for problem defined in figure 1 for SRAM cells. Thus it is analyzed that current mode signaling is superior to voltage mode signalling in various aspects.
V. CONCLUSIONS
In the upcoming technology nodes, looking into the need for performance effective integrated circuits, CNT is a good option to replace Cu as an interconnect material.
In this paper a novel analytical delay model for current mode signaling is developed and presented. By using this proposed model dominant pole is computed from the first order system function. It is analyzed for different current mode circuit parameters to determine the nature of current mode circuits. It is also observed that the proposed model for CNT type of material, global and intermediate length of interconnects provides average reduction 23% whereas at Al and Cu results are in close agreement with existing model. Further with the length of interconnect the simulation results deviates the analytical model at global length of interconnect by 0.68%. So it is better to use CNT material at global length of interconnects. When the proposed model results evaluated at 45nm node, it is found that CNT provides 81.78% reduction in delay and w.r.t. to Al it is further reduced upto 86.80%. In DSM mode the superiority factor between current versus voltage remains 66.66%, once load is shorted at termination end. Throughput, Bit line delay and energy consumed during bit transmission is also discussed and presented. By simulative investigation, it is found that bit line delay is insensitive to extremely small value of load capacitance. Various topologies for sensing the signal at receiver termination is also discussed. And finally, it is concluded that the use of current mode techniques can lead to significant speed enhancement in long VLSI interconnects. This proposed current mode technique can significantly impact chip access times and architecture trade-offs for future fast CMOS SRAM design. Current mode signal receivers can be used to significantly reduce the line delays in CMOS VLSI chips. Secondly, figure of merit have been developed that determine the relative accuracy of a rc model on-chip interconnects. The derived expression along with accuracy analysis can serve as a convenient tool for delay estimation with minimal computation during design. Table 2 Comparison between present and existing work at 45nm. (without DSM condition) Table 3 Material based comparison at 45nm.
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